Abstract-We have investigated the depletion voltage changes, the leakage current increase and the charge collection efficiency of a silicon microstrip detector identical to those used in the inner layers of the BABAR Silicon Vertex Tracker (SVT) after heavy non-uniform irradiation. A full SVT module with the front-end electronics connected has been irradiated with a 0.9 GeV electron beam up to a peak fluence of 3.5×10 14 e − /cm 2 , well beyond the level causing substrate type inversion. We irradiated one of the two sensors composing the module with a non-uniform profile with σ=1.4 mm that simulates the conditions encountered in the BABAR experiment by the modules intersecting the horizontal machine plane. The position dependence of the charge collection properties and the depletion voltage have been investigated in detail using a 1060 nm LED and an innovative measuring technique based only on the digital output of the chip.
I. INTRODUCTION

S
EVERAL tests have been made in the past to study the effects of radiation damage to the BABAR Silicon Vertex Tracker (SVT) sensors and to their front-end electronics, but the reduction of charge collection efficiency (CCE) after irradiation has never been measured quantitatively. In addition, it has never been directly demonstrated that a SVT module can be operated normally after substrate type-inversion, which is expected to happen -from measurements performed on test structures from the same wafers -at a dose of (3 ± 1)Mrad. To address these issues a module identical to those used in the inner layer of the SVT, with the front-end electronics connected, has been irradiated with a 0.9 GeV electron beam up to a peak fluence of 3.5 × 10 14 e − /cm 2 (corresponding to a peak dose of 9.3 Mrad). A second module, which has not been irradiated, has been used as a control sample to track down variations in the environmental conditions.
II. RADIATION DAMAGE OF THE SVT
The BABAR experiment [1] , at the SLAC PEP-II e + e − storage ring [2] , has the primary physics goal of precisely measuring CP -violating asymmetries and rare branching fractions in B meson decays. BB pairs are produced in head-on collisions between 9.0 GeV electrons and 3.1 GeV positrons. Since a very large sample of B decays is needed, PEP-II was designed to deliver the high peak luminosity of 3 × 10 33 cm −2 s −1 (the production cross section is σ e + e − →BB = 1.1nb)
The Silicon Vertex Tracker [3] has been installed in BABAR in early 1999 and has been reliably operated for five years, providing excellent and efficient vertexing and tracking information. It is composed of five layers of 300 µm thick, double-sided microstrip detectors. p + strips on one side and n + strips on the other side, with orthogonal orientation with respect to the p + ones, are implanted on a high-resistivity n − bulk. They are AC-coupled to the electronics via integrated decoupling The detectors are operated in reverse mode at full depletion, with bias voltage V bias typically 10V higher than the depletion voltage V depl (which lies in the range 25V-35V). The leakage current under these conditions is lower than 15µA.
The main source of background in the SVT comes from showers originated in the material of the beam-pipe by offmomentum beam particles, which are over-bent by the permanent dipole magnets located in the proximity of the interaction point to separate the two beams. The dose, which is measured by means of 12 silicon PIN diodes close to the inner layer of the SVT, varies strongly as a function of the azimuthal angle around the beamline, and is highly peaked in a narrow region of the (horizontal) bend plane of the machine, following a roughly gaussian distribution with σ ≈ 2 mm.
The inner layer of the SVT, located at a radius of 3.3 cm from the beam line, receives the highest dose. At design luminosity the average dose for the silicon of the inner layer was expected to be 33 krad/yr, peaking to 240 krad/yr in the horizontal region. The detectors were therefore originally designed to withstand up to 2 Mrad of total radiation dose, which would have been reached, in ten years of running, only in the inner horizontal region of the SVT, and which is expected to be less than the dose at which bulk type-inversion occurs. However, PEP-II excellent performances have been significantly higher than expected, reaching an instantaneous luminosity greater than 9× 10 33 cm −2 s −1 , three times the design value, and are expected to increase up to a peak luminosity of 2 × 10 34 cm −2 s −1 . A thin horizontal region of the inner part of the detector has thus already received the dose budget of 2 Mrad and will receive 9 Mrad by 2009, whereas a larger fraction of silicon in the inner layers away from the horizontal plane should accumulate a dose between 2 and 5 Mrad by the same date. The basic idea of the measurement is to use a 1060 nm LED, whose attenuation length λ att = 1 mm is deeper than the 300 µm of the silicon thickness, to generate charges in the sensors. The charges then drift in the fully depleted silicon and the signals induced on the microstrip electrodes on the two sides of the detectors and amplified by the front-end electronics.
Each readout strip of the sensors, whose pitch is 50 µm on the n-side and 100 µm on the p-side, is connected to one of the 128 channels of the AToM IC [4] . The AToM IC is a custom readout chip produced with a Honeywell rad-hard 0.8 µm CMOS process which is capable of simultaneous acquisition, digitization and readout. Each channel of the AToM IC has an analog section consisting of a low-noise charge-sensitive preamplifier followed by a CR-(RC) 2 shaper, whose output is coupled differentially into a comparator. The comparator threshold is controlled by an on-chip 6-bit DAC (THR-DAC) whose LSB has a nominal value of 12.5 mV for a gain of 250 mV/fC, corresponding to 0.05 fC. A calibration charge can be injected into the pre-amplifier by means of a 50 fF capacitor connected with a switch to the pre-amplifier input and controlled by a 6-bit DAC (CAL-DAC) whose LSB has a nominal value of 10 mV, corresponding to 0.5 fC.
When the input to the comparator exceeds the pre-set threshold, the comparator output goes high. A zero-to-one transition in the trigger jitter window indicates a "hit" and the number of following ones at the comparator output, divided by the clock period, represent the time-over-threshold (TOT) of the hit, which is stored as a 4-bit number and has an approximately logarithmic dependence on the input charge. This allows charge measurement over a broad dynamic range (≈ 40 fC) with a limited number of bits, but the limited accuracy makes the TOT unsuitable for the purpose of our measurement, where a good analog resolution is needed in order to establish small drops in the CCE. Therefore we have turned to an alternative method of measuring the charge, based on "threshold scans" [5] .
A threshold scan consists in measuring, for each read-out channel i at fixed injected charge Q i at the input of the preamplifier, the hit efficiency as a function of the pre-set threshold of the comparator, which is varied inside the full dynamic range. Q i can be either a calibration charge injected through the calibration capacitor, or the charge induced in read-out channel i by the charge generated in the silicon by the LED. The 50% turning point of the hit efficiency versus threshold distribution is the threshold offset V off (i, Q i ) for the channel i at charge Q i , and has a linear dependence from the charge which is given by the following expression:
The pedestal P i ≡ V off (i, Q i = 0) and the gain G i ≡ dV off (i, Q i )/dQ i of the i-th electronic channel can be accurately determined by performing threshold scans with different calibration charges and fitting the V off vs Q i distribution with a linear shape.
When the LED is used to generate charge in the silicon, the charge at the input of the pre-amplifier of the i-th channel is
where Q LED is the total charge release by the LED in the silicon, which is proportional to the LED intensity, and f (i) accounts for division of the charge between the channels and the angular distribution of the LED power. When the detector is fully depleted and the electric field intensity is sufficient to collect almost all the charge, Σ i f (i) = 1 (for both sides) and the CCE as a function of the reverse bias voltage applied to the silicon saturates. In our case the LED is current-driven and the light flux is proportional to the LED current, therefore Q LED = a × I LED . In a threshold scan performed with the silicon illuminated by the LED with current I LED therefore the offset of the i-th channel is given by
From threshold scans at different values of the LED current one can extract for each channel, by performing a linear fit to the V off (i, I LED ) vs I LED distribution, the slope
. By dividing the slope S(i) for the electronics gain G(i) and summing over all channels we obtain therefore a quantity which is proportional to the average CCE in the silicon region illuminated by the LED:
By comparing the sum Σ i S(i)/G(i) before and after the irradiation of the detectors we can therefore monitor the relative CCE drop.
IV. EXPERIMENTAL SETUP
A. Setup for the CCE measurement
The LED is a current-driven EG&G C30116 model, with peak wavelength λ peak = 1060 nm, risetime t rise < 10 ns, typical peak flux vs LED current φ peak /I LED = 2 mW/A. It is connected through a 1 kΩ resistor to a GPIB-controlled pulser. A thin brass foil with a 500 µm diameter pinhole in it is placed at a distance of 3 mm from the LED lens surface. A converging lens with focal length f = 45 mm is placed at a distance of 90 mm from the pinhole and at the same distance from the module plane, thus ensuring that the pinhole image is focused in the module plane. The dimension of the luminous spot has been chosen in such a way that it is narrower than the region in which the CCE, after irradiation with a beam with σ ≈ 2 mm, is supposed to change, but at the same time it is large enough that the uncertainty in the relative alignment of the LED and the silicon detectors (<100 µm) has a negligible impact on the uncertainty on the measured CCE. The LED, the pinhole and the lens are hosted inside a brass cilinder mounted on a mechanical arm attached to a GPIB-controlled XY-stage. A picture of the mechanical setup is shown in Figure 1 .
The charge generated in the silicon is controlled by changing the amplitude of the pulse driving the LED. We have selected a range of amplitudes in which the LED response is linear and the signal at the shaper output remains within the limited dynamic range of the THR-DAC, as shown in Figure 2 The measurement process is fully automated: a workstation controls via GPIB connections the movement of the XY-stage and the voltage setting of the pulser, while at the same time controls through an ethernet interface a VME-based computer which is responsible for sending trigger signals to the pulser and to the readout section of the front end electronics. An example of the distribution of S(i)/G(i) vs channel measured with this setup is shown in Figure 3 : the peak width is fully consistent with the pinhole size and the readout pitch of the strips. Once the S(i)/G(i) distribution has been measured, an offline algorithm identifies the position of the peak, evaluates the baseline in channels away from the peak, and computes the baselinesubtracted sum Σ i S(i)/G(i) over the whole peak, which is proportional to the average CCE in the point illuminated by the LED. Repeated tests on the control sample module have shown that the single measurement resolution is about 2%. Alignment in the relative position between the module and the XY-stage and aplanarity effects have been found to introduce negligible degradation in the CCE resolution. Moreover, no significant variation (compared to the 2% intrinsic resolution) of the measured CCE has been observed over a period of several hours of continuous operations. However, differences up to 10% have been found in CCE measurements performed in different runs. For this reason the CCE measured for the irradiated module has always been normalized to the average CCE measured, with a high number of samplings, in a fixed set of points of the control sample module in the same environmental conditions.
B. Setup for the silicon irradiation
The module irradiation has been performed at the Elettra Synchrotron facility in Trieste with a 0.9 GeV electron beam. The irradiation has been performed in six steps reaching a total peak dose of about 9 Mrad. During each irradiation step the module is mounted on a XY-stage, which is located at the end of the Linac and is remotely controlled from the Linac Control Room through a serial connection. Prior to the irradiation a radiochromic dosimetry film is placed close to the surface of the silicon, to keep trace of the beam position during the irradiation. Another radiochromic film is placed above the chip region to check that the electronics does not receive a significant dose, thus avoiding the need in the CCE measurement to disentangle effects caused by radiation damage to the silicon from effects caused by damage to the electronics. A third radiochromic film is attached to the edge of the metal frame which hosts the module and is irradiated for a few seconds (to avoid saturation) to obtain an image of the beam profile, which is necessary to estimate the beam size and is used to perform the alignment between the module and the beam. Two sets of test structures from the same wafer as the silicon detectors are mounted on the module frame in a position which corresponds to the center of the zone to be irradiated. A picture of the module setup is shown in Figure 4 .
After alignment of the module with respect to the beamline, the linac is turned on and the module is moved back and forth several times along a line in a plane perpendicular to the beam. The detector is 82 mm long in the direction (y) of the irradiation and 42 mm wide in the direction (x) orthogonal to the irradiation. The beam has a gaussian profile whose width along the x axis, accurately measured by digitizing and analyzing the spot obtained on the radiochromic dosimetry film irradiated for a few seconds, is σ x ≈1. 4 region of the silicon is irradiated, with a dose profile which is uniform in y and gaussian in x, centered on the axis of the module and with width equal to the beam width σ x . The beam remains several centimeters far from the chips during all the irradiation.
The peak fluence φ e and hence the peak dose are determined from the beam spread, the speed at which the module is moved during the irradiation, the number of times N sweeps this operation is performed and the linac current I linac through the relation φ e = N sweeps (
−19 C is the electron charge. For typical values (σ x = 1.4 mm, v y = 1 mm/s, I linac = 30 nA and N sweeps = 10), a total peak fluence of about 5.3 × 10 13 e − /cm 2 (corresponding to a peak dose of about 1.4 Mrad) is delivered to the module in about ten minutes. The linac current is measured with 4% accuracy from the current flowing in a toroidal coil coaxial with the beam and is the dominating source of uncertainty in the peak fluence estimate. A less precise dose estimate, obtained from the increase in leakage current in the test structures irradiated with the detector, is used as a cross check and is consistent with the estimate from the linac current.
V. RESULTS
A. Leakage current increase
After each irradiation step we have measured the leakage current of the module from standard I-V curves at reverse bias. The leakage current increases linearly with the accumulated dose of the whole module, as shown in Figure 5 . The current increase vs dose per unit area is (2.1 ± 0.1)µA/cm 2 /Mrad, normalized at a temperature of 23
• C, consistent with the increase observed in the SVT. The damage constant, normalized at 20
• C, is α = (1.37 ± 0.07)10 −18 A/cm.
B. Depletion voltage shift
After each irradiation we have measured, in a point at the center of the most irradiated zone of the detector, the sum Σ i S(i)/G(i) (which is proportional to the local CCE) as a function of the reverse bias voltage V bias applied to the silicon. This is shown, up to the fifth irradiation step, in Figure 6 .
We use the voltage value V sat at which the sum Σ i S(i)/G(i) and therefore the CCE saturate as an estimator for the depletion voltage V depl of the silicon in the point illuminated by the LED. This is not a good estimator when V depl is close to 0V, because in that case there is a bias voltage range in which the detector is fully depleted but the electric field inside it is not intense enough to achieve signal saturation. Indeed, we see that the CCE never saturates at bias voltages lower than about 10V. However, when the depletion voltage is higher than 10V then V sat is a good estimator for V depl : for instance, prior to the first irradiation step we estimate V sat ≈ (31 ± 1)V, which is consistent with the depletion voltage V depl = 25V measured in structure tests from the same wafer. As shown in Figure 6 , the depletion voltage in the damaged silicon first decreases with dose, than starts to increase again. The inversion occurs at (2.4 ± 1.0) Mrad and corresponds to the bulk type inversion of the silicon. After type inversion the detector continues to operate without any problem.
To confirm that V sat is a good estimator of the depletion voltage, which is shifted by bulk damage of the silicon, we measure -after the second irradiation step, corresponding to a total peak dose of 2.5 Mrad -V sat in a set of 21 points, equally spaced (at 1mm steps), on a line which is orthogonal to the irradiation direction and crosses the irradiated region. 
C. Charge collection efficiency drop
The CCE has been measured, before and after irradiation, in a grid of 30x30 points spanning almost all the surface of the irradiated module. The ratio between the CCE measured after the last irradiation step and the CCE before irradiation, for the p-side, is shown in Figure 8 . In Figure 9 we compare the CCE drop in points at the center of the irradiated zone (the blue rectangle in Figure 8) , which have received a total dose of (8.5 ± 0.8) Mrad, with points which are at least 4σ away from the irradiation axis and have Fig. 9 . Ratio between the CCE after and before irradiation, for points which have received a dose of (8.5 ± 0.8) Mrad (blue histograms) and points which have received a negligible dose (green histograms). Top: p-side. Bottom: n-side. received a dose of only a few krad. For points in the irradiated zone we measure a CCE decrease equal to (6 ± 2)% on the p-side and (9 ± 2)% on the n-side, while no CCE decrease is observed for points which have received a negligible dose.
VI. CONCLUSION
We have irradiated, with a 0.9 GeV e − beam, a silicon detector identical to the BABAR Silicon Vertex Tracker ones. We have implemented a fully automated setup by means of which we can generate charge in the silicon through illumination with a 1060 nm LED and measure the charge collection efficiency through an innovative method based on the digital output of the front-end electronics connected to the detector. We have measured an increase in leakage current at 23
• C of (2.1 ± 0.1)µA/cm 2 /Mrad. The detector, whose initial depletion voltage was 34V, has undergone type inversion at a dose of (2.4±1.0)Mrad, after which it has continued to operate without any problem. We have measured, in points irradiated with a dose of (8.5±0.8)Mrad, a moderate charge collection efficiency decrease equal to (6 ± 2)% on the p-side and (9 ± 2)% on the n-side. We have thus demonstrated that the SVT sensors can be operated for the whole lifetime of the BABAR experiment and that bulk damage in the silicon will cause only a modest impact on their performances.
